<?xml version="1.0" encoding="UTF-8"?>
<collection xmlns="http://www.loc.gov/MARC21/slim">
 <record>
  <leader>00564pamaa2200193   4500</leader>
  <controlfield tag="001">0000038588</controlfield>
  <controlfield tag="005">20130117090000.0</controlfield>
  <datafield tag="020" ind1="0" ind2="0">
   <subfield code="a">047198325X </subfield>
  </datafield>
  <datafield tag="082" ind1=" " ind2=" ">
   <subfield code="a">621.395 RUS 1998</subfield>
  </datafield>
  <datafield tag="090" ind1="0" ind2="0">
   <subfield code="a">TK7885.7 </subfield>
   <subfield code="b">RUS 1998</subfield>
  </datafield>
  <datafield tag="100" ind1="1" ind2="0">
   <subfield code="a">RUSHTON </subfield>
  </datafield>
  <datafield tag="245" ind1="1" ind2="0">
   <subfield code="a">VHDL for logic synthesis  </subfield>
   <subfield code="c">Andrew Rushton.</subfield>
  </datafield>
  <datafield tag="250" ind1="0" ind2="0">
   <subfield code="a">2nd ed.</subfield>
  </datafield>
  <datafield tag="260" ind1="0" ind2="0">
   <subfield code="a">Chichester: </subfield>
   <subfield code="b">John Wiley and Sons, </subfield>
   <subfield code="c">1998.</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
   <subfield code="a">xiii, 375p.: </subfield>
   <subfield code="b">ill.; </subfield>
   <subfield code="c">26 cm.</subfield>
  </datafield>
  <datafield tag="501" ind1="0" ind2="0">
   <subfield code="a">BEEUB</subfield>
  </datafield>
  <datafield tag="650" ind1="0" ind2="0">
   <subfield code="a">Computer-aided design </subfield>
  </datafield>
  <datafield tag="650" ind1="0" ind2="0">
   <subfield code="a">VHDL (Computer hardware description language) </subfield>
  </datafield>
  <datafield tag="650" ind1="0" ind2="0">
   <subfield code="a">Logic design -- </subfield>
   <subfield code="x">Data processing </subfield>
  </datafield>
 </record>
</collection>
