<?xml version="1.0" encoding="UTF-8"?>
<collection xmlns="http://www.loc.gov/MARC21/slim">
 <record>
  <leader>00909pamaa2200229   4500</leader>
  <controlfield tag="001">0000023902</controlfield>
  <controlfield tag="005">20090814090000.0</controlfield>
  <controlfield tag="008">090814                             eng  </controlfield>
  <datafield tag="020" ind1="0" ind2="0">
   <subfield code="a">9780071268806 / 0071268804 (pbk.) </subfield>
  </datafield>
  <datafield tag="090" ind1="0" ind2="0">
   <subfield code="a">TK7868.L6 </subfield>
   <subfield code="b">BRO 2009</subfield>
  </datafield>
  <datafield tag="100" ind1="1" ind2="0">
   <subfield code="a">Brown </subfield>
  </datafield>
  <datafield tag="245" ind1="1" ind2="0">
   <subfield code="a">Fundamentals of digital logic with VHDL design  </subfield>
   <subfield code="c">Stephen Brown and Zvonko Vranesic.</subfield>
  </datafield>
  <datafield tag="250" ind1="0" ind2="0">
   <subfield code="a">3rd ed.</subfield>
  </datafield>
  <datafield tag="260" ind1="0" ind2="0">
   <subfield code="a">Boston: McGraw-Hill Higher Education.</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
   <subfield code="a">xx, 939 p.: </subfield>
   <subfield code="b">ill.; </subfield>
   <subfield code="c">25 cm.</subfield>
  </datafield>
  <datafield tag="500" ind1="0" ind2="0">
   <subfield code="a">Includes 1 CD-ROM titled &quot;Fundamentals of digital logic with VHDL design / Stephen Brown and Zvonko Vranesic&quot;</subfield>
  </datafield>
  <datafield tag="504" ind1="0" ind2="0">
   <subfield code="a">Includes bibliographical references and index</subfield>
  </datafield>
  <datafield tag="650" ind1="0" ind2="0">
   <subfield code="a">Computer-aided design </subfield>
  </datafield>
  <datafield tag="650" ind1="0" ind2="0">
   <subfield code="a">Logic circuits -- </subfield>
   <subfield code="x">Design and construction -- </subfield>
   <subfield code="x">Data processing </subfield>
  </datafield>
  <datafield tag="650" ind1="0" ind2="0">
   <subfield code="a">Verilog (Computer hardware description language) </subfield>
  </datafield>
  <datafield tag="700" ind1="1" ind2="1">
   <subfield code="a">Vranesic, </subfield>
   <subfield code="h">Zvonko G. </subfield>
  </datafield>
  <datafield tag="901" ind1=" " ind2=" ">
   <subfield code="u">www.mhhe.com</subfield>
  </datafield>
 </record>
</collection>
